Some more interview questions: 常见的题目有sequence detector, edge detector, moore/mealy machine, frequency divider, round robin arbiter, setup/hold等等 很少有面试官会问,问到也不会问很复杂的用法 熟练使用assertion来check简单的reg, ack信号即可 func coverage知道怎么自定义bin, ignore bin, cross coverage, transition coverage我觉得就够了

1. swap 2 variable without using temp (this is asked several times)

```
int a = 5;
  int b = 10;
  a = a ^ b; // a is a ^ b , b is b
  b = a ^ b; // a is a ^ b , b is b ^ ( a ^ b ) = a ^ (b ^ b) = a ^ 0 = a
  a = a ^ b; // a is (a ^ b) ^ a = (a ^ a) ^ b = 0 ^ b = b, b is a
already
```

why use xor because using add will overflow (a = a + b; b = a - b; a = a - bb; will overflow for a+b)

- 2. reverse single linked list(iterative/recursively) leetcode problem
- 3. fibracci series (iterative/recursive), some phone interview
- 4. determine if an integer is palindrome ("12321") , leetcode problem
- 5. reverse all bits of number in binary(0b111001 -> 0b100111), use bit manipulation, leetcode problem
- 6. find if a linked list has loop, leetcode problem
- 7. how do you write a fix priority arbiter? (I think most people can not find a good solution online, the following code comes from cornell course ECE5745)

```
module fixed arbiter #(parameter NUM REQS=4)
    input [NUM REQS-1:0] req;
    output[NUM REQS-1:0] grants;
);
    wire[NUM REQS:0] kills;
    assign kills[0] = 1'b0;
    wire[NUM REQS-1] grants int;
```

```
generate
            for (i = 0; i < NUM REQS; i++) begin: per req logic
                assign grants int[i] = !kills[i] & reqs[i];
                assign kills[i+1] = kills[i] | grants int[i];
            end
        endgenerate
        assign grants = grants int;
     endmodule
    8. how to write a round robin arbiter? (If you can understand item 7 how
kill chain works, then it is easy to understand following code, you first
need to have a variable priority arbiter, which takes an input of priority,
then you can build the round robin arbiter with a shift register and the
variable priority arbiter)
       module variable priority arbiter#(parameter NUM REQS=4)
           input [NUM REQS-1:0] priority, // one hot input of variable
priority
           input [NUM REQS-1:0] regs,
           output [NUM_REQS-1:0] grants
       );
           /*
               suppose the input priority is 00100
               priority int will be
                                             00000 00100
               imagine the reqs_int is 01000 01000
                                                        //case 1
               imagine the regs int is 00100 00100
                                                        //case 2
               imagine the reqs int is 00010 00010
                                                        //case 3
           */
           wire [2*NUM REQS:0] kills;
           wire [2*NUM_REQS-1:0] priority_int = { {NUM_REQS{1'b0}}}, priority
}; //extend priority
           wire [2*NUM REQS-1:0] regs int = {regs,regs}; //copy regs
           wire [2*NUM REQS-1:0] grants int;
           assign kills[0] = 1'b0;
           genvar i;
           generate
               for (i = 0; i < 2*NUM REQS; i=i+1) begin: per req logic
                    assign grants_int[i] = priority_int[i] ? reqs_int[i]:
(!kills[i] & regs int[i]);
                    assign kills[i+1] = priority int[i]? grants int[i] :
(kills[i] | grants_int[i]);
               end
           endgenerate
```

genvar i ;

```
assign grants = (grants int[NUM REQS-1:0] | grants int[2*NUM REQS-
1:NUM REQS];
      endmodule
      module round robin arbiter#(parameter NUM REQS=4, paramater
RESET PRIORITY = 1)
      (
          input clk,
          input rst.
          input [NUM REQS-1:0] reqs,
          output [NUM REOS-1:0] grants
      );
         wire priority en = |grants;
          wire [NUM REQS-1:0] priority next;
          assign priority next = {grants[NUM REQS-2:0],grants[NUM REQS-1]};
          wire [NUM REQS-1:0] priority ;
          // a reset req with reset value as RESET PRIORITY
          reset reg#(NUM REQS,RESET PRIORITY) priority req
              .clk(clk), .reset(reset), .en(priority en), .d(priority next),
.q(priority )
          );
          //instantiate variable arbiter
          variable priority arbiter#(NUM REQS) variable arbiter
              .priority(priority ), .reqs(reqs), .grants(grants)
          );
      endmodule
3% (36)
Digital Logic:
     This is another important part. Some design questions will be asked.
     - boolean algebra, de morgans theory
     - K-map
     - arithmetric logic ( half adder/full adder/ how to use full adder count
no of 1's in 7 bit?carry ripple adder/comparator)
     - how to use mux implement gate(or/not....)
     - how to use NAND/NOR implement all gate not/or/and...? ( use 4 NAND
implement XOR, use 4 NOR implement XNOR)
     - how to use tri-state buffer and not gate to implement all gate?
     - state matchine, state reduction
     - sequence detector (overlay/non-overlay)
        you can use state machine/shift register.
```

state machine, what is differece between Mealy/Moore state machine. 101/110/1001/1011/1010/1101/10010/101X1/10XX1 try yourself solve all of them with both state matchin/shift register

- setup time/ hold time, where do they come from? how to solve them. what is metastablity
- give you an inifinite sequence, you every 1 bit every cycle, write the state matchine if the current number can be divided by 5?

what if MSB coming first? what if LSB coming first?

- how to do a divide by 2 clk divide? how about divide by 3? how to make it 50% duty cycle? how to do a divide by 5 with 50% duty cycle?
 - synchronizer (2 FF), toggle synchronizer(just google it)
 - synchronous fifo code
- asynchronus fifo(there is a paper design and synthesis technique of asynchronous fifo just understand it, it use grey code)
- how to write a fix-priority arbiter, how to write a round robind arbiter (use kill chain). How do you verify it?
- google "ASIC interview puzzle", some people like use questions from it.
 - how to write a CAM?
 - how to design HW linked list

suppose you have an associate array of object queue (m_object[\$]
m_associate_array[*]), how to pass this type as function argument? use
typedef

- class

remember super.new() will always be called implicitly
polymorphism (same as C++, you'd better know virtual table pointer to
explain how run time find the implementation)

difference between static task/ task static difference between task/function local/protected attribute, what is the usage pure virtual class/pure virtual function

when to use class scope resolution operator(static element/static
method/typedef/enum...)

parameterized class with example in LRM, typedef will help handling

```
parameterized significantly
   - procedure
       initial block ( you have have multiple initial block)
       always block
       final block
       how to generate a clock with initial block?
       reg clk
       real clock period = *****;
       initial begin
           clk = 0;
           forever begin
               #(clock_period/2) clk = ~clk;
           end
       end
       automatic variable / static variable difference?
       fork join/join none/join any
       for (int i = 0; i <=10; i++) begin
           fork
               automatic int j = i;  //note you must declare a automatic
copy of j here, otherwise it will be same value (10) when you spawn all
some task()
               begin
                   print something;
                   some task(j);
               end
           join none
       end
      another trick with static/automatic variable, following code will print
11ns 20, 20ns 20. Why? Because task is static, even for the argument. how to
fix this? use task automatic print(i)
      suppose in a module,
     task print(i);
          #10ns;
          $display("%s ns %d",$time,i);
      endtask
      initial begin
          fork
              begin
```

#1ns;

end begin

print(10);

```
#10ns;
    print (20);
    end
    join
end

interstatement assignment/intrastatement assignment difference.
#5 a = b;
a = #5 b;
a = @(posedge clk) b
a = repeat (5) @(posedge clk) b

how to use disable fork/wait fork
fine grained process_control (process::self() functions
await/status/kill/suspend/resume)
```

foreach usage(foreach A[i,,k]) //note you can skill something here

what is the difference between passing an object handle by reference and by value? (you can modify the object content in both case, but if you pass by reference, you can even reassign the object handle, while in pass by value case, you are playing with the copy of object handle. just remember the normal case of integer argument...) so there is a problem in C++, how do you modify a pointer function argument? use void my_func(int* &m_pointer)

- clocking block, read the chapter carefully, i think most people do not understand it good

synchronize signals to clock for sampling/driving
input/output skew

- interface, read the chapter why do we need virtual interface?
- semaphores/mailbox/event, know the operations
- assertion (this is a long long long long chapter in LRM, personally I donot have too much experience in writing assertions, but try some examples)

google system verilog assertion, there is some tutorial in duolos dot com which should be enough for interview

constraint (this is REALLY important, almost every onsite will be several questions)

how to write a onehot/one cold constraint? do not use function. one cold is similar to one hot just add a "~" $\,$

rand bit [7:0] a;

```
constraint one hot cons{
                  a \& (a-1) == 0;
                  a !=0;
          how to write constraint to unique array element, do not use unique
in LRM 2012
              rand bit[31:0] a[100];
              foreach (a[i]) {
                  foreach (a[j]) {
                       if (i<j) {
                           a[i] != a[j];
                       }
                  }
              }
            how to write a constraint for 8 queen? board[8][8]
            how to write a constraint to constraint the size of dynamic array
            how to write a constraint for increasing array
            rand/randc difference
            how to implement randc without using randc
            solve...before, why do we need this?
            dist := :/ difference
            inside
        - functional coverage (read the LRM and try some real example)
        - DPI ( export/import DPI functions, how to compile a shared library?
how to solve DPI scope issue? )
           3% (36)
2. UVM
    I think most companies want you to have exp in UVM. So read the UVM
cookbook should be enough.
    - TLM1 ( I do not use TLM2 and nobody ask me anything about TLM2)
       uvm .*port/imp/export ( I think UVM cookbook has a good explain for
imp/export)
       imp is directing "export" the implementation in that uvm component
       export is "export" the implementation for sub uvm components inside
the current uvm component
    - read through your own uvm projects on
       define uvm sequence item (req/rsp)
```

writing

- remember all uvm phase, which phase are task, which are function?
- what phase is top-down and what is bottom up?
- what is difference between uvm config db and uvm resource db
- why do we need uvm_factory? (for easy type overriding without modifying base code)
 - what is a virtual sequence/sequencer, why do we need
 - how to pass a virtual interface through uvm_config_db
 - sequence layering (translation sequence)

Bascially for UVM questions I do not think they will be out of the scope of UVM cookbook. If you have time you can also read through the UVM class reference, but that might be way too much

3% (36)



Leetcode

I only do linked list/array/hash table/bit manuplation/two pointer/binary search/simple DP/simple DFS,BFS for preparing HW interview

numbers i do

1/3/5/7/9/15/16/17/18/19/20/21/22/23/26/27/33/35/39/40/46/48/49/53/55/62/64/6 9/70/78/80/82/83/88/89/90/136/137/141/142/148/155/160/162/167/169/189/190/191 /203/206/215/225/229/231/232/234/237/242/260/268/278/287/301/326/342/374/384/693